

IN THE CLAIMS:

Please cancel claims 1-2 and 5-6 without prejudice or disclaimer to the subject matter recited therein.

3. (Original) A semiconductor device, comprising:
 - a clock input terminal to which external clocks are supplied;
 - a PLL circuit, which is supplied with the external clocks and generate first internal clocks;
 - a logic circuit, which operates in synchronization with the internal clocks;
 - a test clock terminal to which test clocks are supplied from an external circuit, the test clock having a frequency with a predetermined phase difference from the external clocks;
 - a flip-flop circuit, which is supplied with the test clocks and the first internal clocks to generate second internal clocks; and
 - an internal counter, which counts the second internal clocks when the PLL circuit is tested, wherein
 - the internal counter is provided with an output terminal from which an output signal thereof is supplied to an external circuit.

4. (Original) A semiconductor device according to claim 3, further comprising:

- a second logic gate, which is supplied with the second internal clocks and the test clocks; and
 - a reset terminal to which a reset signal is supplied from an external circuit to the counter, wherein
 - the counter operates in accordance with an output signal of the second logic gate and the reset signal.